



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/881,404	06/14/2001	Fengduo Hu	SONY / 93	8496

26875 7590 05/05/2004
WOOD, HERRON & EVANS, LLP
2700 CAREW TOWER
441 VINE STREET
CINCINNATI, OH 45202

EXAMINER

NATNAEL, PAULOS M

ART UNIT PAPER NUMBER

2614

DATE MAILED: 05/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/881,404

Applicant(s)

HU ET AL.

Examiner

Paulos M. Natnael

Art Unit

2614

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-50 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-31, 33-44 and 46-50 is/are rejected.
- 7) ☒ Claim(s) 32, 45 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 18 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims **19-27** and **41-50** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

While the specification describes first and second video sync signals, claims **19** and **41** **recite** "receiving a stop command from a host instructing the encoder to count the number audio samples of the audio frame occurring subsequent to the occurrence of a second video synchronization signal receiving a second video synchronization signal at the digital signal processor" (claim 19) and "a second video synchronization signal and a last encoded sample of the audio frame, (claim 41)", which is not clear whether a first video synchronization signal is used or not, since only the a second is recited and being utilized here, rendering the claims indefinite.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims **1-18, 28-31, 33-40** are rejected under 35 U.S.C. 103(a) as being unpatentable over Holmes et al., U.S. Pat. No. 6,049, 769.

Claim 1, a method claim of claim of 28, and thus, claim 1 is rejected for the same reasons as claim 28.

Considering claim 2, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, further comprising transmitting a boot command from the host to the digital signal processor, is implied because the Microprocessor 48 controls the DSP 160 (fig. 4), it would send different commands including start/stop and other commands.

Considering claim 3, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 2, wherein the boot command resets a buffer of the DSP along with a controller.

See rejection of claim 2.

Considering claim 4, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 2, wherein the controller is operable to accept and transfer the audio frame and communications from and to the encoder.

See rejection of claim 1;

Considering claim 5, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 2, wherein the buffer is operable to store and transfer the audio frames, is met by FIFO 186 and 176, fig.4

Considering claim 6, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 2, wherein the boot command activates a program interface that facilitates communications between the host and the DSP, is met by the DSP DATA Bus 188, and Peripheral data bus 40, fig.4;

Considering claim 7, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 2, further comprising sending a ready signal from the DSP back to the host confirming the execution of the boot command.

See rejection of claim 2;

Considering claim 8, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, further comprising transmitting video synchronization signals to the audio encoder, is met by the vertical synch signal 142, fig.4;

Considering claim 9, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, further comprising communicating a plurality of encoding characteristics of the audio frame to the host.

See rejection of claim 2;

Considering claim **10**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 9, wherein the encoding characteristics reflect the frequency and bit rate of the audio frame, is met by the disclosure that "Input ADC 152 accepts analog audio input from an external audio device through audio input port 32, and samples the audio at the rate determined by the audio sampling frequency. The samples are presented in bit-serial form from ADC 152; this is converted to 16-bit parallel form by serial-to-parallel converter 174, and then reformatted into 32-bit words and queued in ADC FIFO 176. Because the data are queued in ADC FIFO 176, DSP 160 can empty ADC FIFO 176 at its leisure and need not constantly monitor an input line to pick up each bit of the input serial stream." (col. 6, lines 57-68)

Considering claim **11**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 10, wherein the bit rate of the audio frame corresponds to its rate of compression.

See rejection of claim 10.

Considering claim **12**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, further comprising sending a preparatory command to the encoder that sets a plurality of encoding parameters of the encoder according to the encoding characteristics of the audio frame.

See rejection of claim 2;

Considering claim **13**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, wherein the encoding parameters reflect characteristics of the audio frame such as frequency and bit rate.

See rejection of claim 10;

Considering claim **14**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, wherein host uses the encoding characteristics to establish new encoding parameters, use default encoding parameters or repeat the encoding parameters from a previous application, is implied because the host microprocessor would control the encoding parameters.

Considering claim **15**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, wherein the first video synchronization signal is the next generated video synchronization signal immediately following the transmission of the start command from the host, is met by the vertical synch signal 142, fig.4.

Considering claim **16**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, further comprising transmitting a status signal back to the host when the encoding parameters of the encoder are set.

See rejection of claim 2;

Considering claim **17**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, wherein the beginning of the audio encoding process coincides with the same video synchronization signal that marks the beginning of the video encoding process, is implied in the system of Holmes that is synchronizing digital audio to digital video.

Considering claim **18**, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 1, wherein the host is any suitable microprocessor, is met by the microprocessor 48, fig.4;

Considering claim **28**, Homes discloses the following claimed subject matter, note;
a) an audio generating means for generating an audio frame, and a video generating means for generating a video frame and a plurality of video synchronization signals, is met by the disk 24, fig.3 and by the video I/O 35 (fig.4); (see col. 3, lines 38-43)

b) a digital signal processor is met by the DSP 160 which receives a vertical synch signal 142 , Fig.4;

c) a host microprocessor operable to send command signals to, and to set the encoding parameters of the digital signal processor application, is met by Host Computer 12, fig.3;

except for;

d) the claimed DSP operable to temporarily store the audio frame, then encode the audio frame in response to a first video synchronization signal.

Regarding d), Holmes discloses a DSP that receives a vertical synch signal 142, fig.4 and synchronizes the audio/video data according to the received vertical synch 142, which is a video clock (see fig.4), output from the Video Input/output 35, fig.4. Holmes specifically discloses that "The audio data should also be synchronized to the video data on a frame-by-frame basis, since there may not be an integer number of audio samples for each frame of video. To handle this, synch pulse 142 of the video clock is provided from video I/O port circuit 35 to digital signal processor (DSP) 160 as a frame interrupt..." (see also col. 5, lines 15-29) The DSP is coupled to Audio input/output ports 32 and 36 (fig. 4). The input/output ports comprise ADC and DAC converters which, in turn, include one FIFO memory each. The FIFOs store the audio signal temporarily. The DSP is a special processor designed for highspeed data manipulation specially used in audio communications, image manipulation and other data acquisition and data control applications. (Microsoft Press, Computer Dictionary, 3rd edition, 1997) The DSP may include a memory device as other types of processors

do. Therefore, it would have been obvious to those with ordinary skill in the art at the time the invention was made to modify the system of Holmes et al by providing FIFO memories within the DSP, so that the system would be made compact and thus less costly, because the DSP would use its own memory to store data instead of utilizing another, separate memory device.

Considering claim **29**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, wherein the digital signal processor must first receive a start command from a host prior to encoding the audio frame, is implied because the Microprocessor 48 controls the DSP 160 (fig. 4), it would send different commands including start/stop commands.

Considering claim **30**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, wherein the first video synchronization signal is the next generated video synchronization signal immediately following the transmission of the start command from the host.

See rejection of claim 29.

Considering claim **31**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, wherein the DSP comprises an encoder, a buffer and a controller.

Regarding claim 31, Holmes does not specifically disclose an encoder buffer and controller. However, the DSP of Holmes is encoding and synchronizing audio signal with video signals. (see col. 2, lines 44-50) And as shown in the rejection of claim 28 above, the DSP may comprise a memory device; and the DSP is a processor designed for high-speed data manipulation specially used in audio communications, image manipulation and other data acquisition and data control applications. Therefore, it would have been obvious to the skilled in the art at the time the invention was made to modify the system of Holmes by providing the DSP with a memory device and microprocessor in order to make the system of Holmes more compact and thus efficient and less costly.

Considering claim 33, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 31, wherein the controller is operable to accept and transfer audio frames and communications from and to the encoder.

See rejection of claim 31.

Considering claim 34, a method of synchronizing a digital audio signal with a corresponding digital video signal according to claim 31, wherein the buffer is operable to store and transfer audio frames.

See rejection of claim 28 (c).

Considering claim **35**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, wherein a plurality of video synchronization signals are generated periodically, is met by video synch 142, fig.4;

Considering claim **36**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, wherein the digital signal processor transmits the audio frame to the multiplexor upon encoding the audio frame.

Regarding claim 36, Holmes does not specifically disclose a multiplexor. Holmes et al use separate processing paths for the video and audio signals, and their invention "allows and facilitates the use of multiple video formats with audio separately or simultaneously recorded, and for synchronizing audio to multiple format video on playback" (col. 8, lines 55-58) Holmes et al. do not specifically disclose a multiplexor means for multiplexing the audio signal and the video signal. However, the Examiner takes Official Notice in that it is well known in the art to utilize a multiplexer to combine the different data such as the audio and video data, and therefore, it would have been obvious to the skilled in the art at the time the invention was made to modify the system of Holmes et al by providing a multiplexer to combine the signals so that the transmission of data would be efficient.

Considering claim **37**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, including a programming interface present

between the digital signal processor and the host to facilitate communication of a plurality of commands and status signals, is met by the DSP data bus 188, fig.4;

Considering claim **38**, a data transmission apparatus for synchronizing an audio signal with a video signal according to above claim 37, wherein the status signals include responses from the digital signal processor to host confirming the execution of the host's instructions, is implied because the DSP communicates with the microprocessor 48 through the peripheral data bus 40 as well as the DSP data bus 188, fig.4;

Considering claim **39**, a data transmission apparatus for synchronizing an audio signal with a video signal according to the claim 37, wherein the plurality of commands include communications from the host to the digital processor authorizing the execution of processing functions, requesting status signals and setting encoding parameters.

See rejection of claim 38.

Considering claim **40**, a data transmission apparatus for synchronizing an audio signal with a video signal according to claim 28, further comprising a demultiplexor means for separating the audio signal and the video signal from a multiplexed signal in accordance with a control signal, prior to generation.

The reference of Holmes "features an audio/video input port apparatus for acquiring one or multiple channels of digital audio samples." (col. 1, lines 61-63)
Holmes et al use separate processing paths for the video and audio signals, and their

invention "allows and facilitates the use of multiple video formats with audio separately or simultaneously recorded, and for synchronizing audio to multiple format video on playback" (col. 8, lines 55-58) Holmes et al. do not specifically disclose a demultiplexor means for separating the audio signal and the video signal. However, it would have been obvious to the skilled in the art at the time the invention was made to modify the system of Holmes by utilizing a demultiplexor to separate the signals so that the processing is made efficient by making the system compact or less complicated.

Response to Arguments

5. Applicant's arguments filed February 18, 2004 have been fully considered but they are not persuasive. Response follows:

Applicant's Arguments

a) Holmes fails to suggest or motivate the features in claim 1. For instance, the Office Action acknowledges on page 11 that Holmes fails to disclose temporarily storing an audio frame, and then encoding the audio frame in response to a first video synchronization signal...the apparatus of Holmes adjusts the rate at which audio data is sampled to synchronize the audio data with video data.

b) Applicant traverse any assertion in the Office Action that it would have been obvious to encode an audio frame in response to receiving a first video synchronization signal, which represents an important improvement over the prior art sync systems... any such assertion could only be considered impermissible hindsight.

Examiner's Response

a) The Office Action explained that while the said feature is not specifically disclosed in the references of Holmes, Holmes nevertheless teaches a DSP that receives a vertical synch signal 142, fig.4 and synchronizes the audio/video data according to the received vertical synch 142, which is a video clock (see fig.4), output from the Video Input/output 35, fig.4. Specifically, Holmes teaches, "The audio data should also be synchronized to the video data on a frame-by-frame basis, since there may not be an integer number of audio samples for each frame of video. To handle this, synch pulse 142 of the video clock is provided from video I/O port circuit 35 to digital signal processor (DSP) 160 as a frame interrupt..." (see also col. 5, lines 15-29) {emphasis added} Thus, the argument that Holmes does not suggest or motivate the features in claim 1 is unpersuasive.

b) To say it would have been obvious to encode an audio frame in response to receiving a first video synchronization signal, which represents an important improvement over the prior art sync systems, is not a hindsight reconstruction, because the DSP receives a video clock (vertical synch 142) signal and the claims in claim 1 and 28 recite receiving a video sync signal. The claimed "temporarily storing" would have been

obvious because having memories within a processor or microprocessor or microcomputer is well known in the art and would have been obvious for the skilled in the art to add a memory in the DSP to store temporarily or otherwise the incoming video or audio data thereby making circuit smaller or compact. Thus, the argument that this is a hindsight reconstruction is unpersuasive.

Allowable Subject Matter

6. Claims **32 and 45** are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. Claims 19 and 41 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action.

8. Claims 20-27 and 42-50 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

9. The following is a statement of reasons for the indication of allowable subject matter: the prior art fails to disclose data transmission apparatus for synchronizing an audio signal with a video signal comprising an encoder, wherein the encoder includes a

number of registers for storing data being processed, an arithmetic and logic unit for performing logical operations as well as arithmetic operations, and a parallel connected bit shifting unit for performing bit shifting and masking, as in claims **32 and 45**.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paulos M. Natnael whose telephone number is (703) 305-0019. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Miller can be reached on (703) 305-4795. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PMN
May 1, 2004


PAULOS M. NATNAEL
PATENT EXAMINER